Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits

DEFECT-ORIENTED TESTING FOR NANO-METRIC CMOS VLSI CIRCUITS 2nd Edition by Manoj Sachdev University of Waterloo Ontario,...
Author:  Jose Nazario

108 downloads 1086 Views 6MB Size Report

This content was uploaded by our users and we assume good faith they have the permission to share this book. If you own the copyright to this book and it is wrongfully on our website, we offer a simple DMCA procedure to remove your content from our site. Start by pressing the button below!

Report copyright / DMCA form

Recommend Documents

Page iii Low-Voltage CMOS VLSI Circuits James B. Kuo Jea-Hong Lou Ntuee Taipei, Taiwan Page iv This text is printed...

POWER-CONSTRAINED TESTING OF VLSI CIRCUITS FRONTIERS IN ELECTRONIC TESTING Consulting Editor Vishwani D. Agrawal Boo...

POWER-CONSTRAINED TESTING OF VLSI CIRCUITS FRONTIERS IN ELECTRONIC TESTING Consulting Editor Vishwani D. Agrawal Boo...

Low-Voltage SOI CMOS VLSI Devices and Circuits This page intentionally left blank Low- Voltage SOI CMOS VLSI Device...

CMOS VLSI Design A Circuits and Systems Perspective Fourth Edition This page intentionally left blank CMOS VLSI Des...

Solutions Note: solutions to simulation exercises are not included. Chapter 12 is not yet complete, and a few other solu...

ANALOG DESIGN FOR CMOS VLSI SYSTEMS This page intentionally left blank ANALOG DESIGN FOR CMOS VLSI SYSTEMS by Fran...